TFI-FTS: An efficient transient fault injection and fault-tolerant system for asynchronous circuits on FPGA platform

نویسندگان

چکیده

Designing VLSI digital circuits is challenging tasks because of testing the concerning design time. The reliability and productivity integrated are primarily affected by defects in manufacturing process or systems. If more systems, which leads fault tolerant systems necessary to overcome faults circuits. In this research article, an asynchronous based effective transient injection (TFI) system (FTS) modelled. TFI generates on BMA LFSR with faulty logic insertion one hot encoded register. reduces hardware complexity less power consumption on-chip than standard method. FTS uses triple mode redundancy (TMR) majority voter (MVL) for benchmarked 74X-series considered as circuit TMR logic. TFI-FTS module modeled using Verilog-HDL Xilinx-ISE synthesized platform. Performance parameters tabulated performance Module analyzed 100% coverage. coverage validated functional simulation each Module.

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fault - Tolerant Asynchronous Sequential

A general design technique for achieving single faulttolerant asynchronous sequential circuits is described. The design procedures apply over a large range of fault conditions and are extremely easy to use. Generally, less than three times the logic required for a single copy is needed to achieve single fault tolerance. In addition to fault tolerance, real time fault detection is easily achieve...

متن کامل

FPGA Fault Injection Platform for Secure Device Design Evaluation

In this paper, we describe our current work on developing tools for experimental evaluation of the efficiency of implemented countermeasures against differential fault attacks on cryptographic cores in the FPGA based systems. The developed fault injection platform enables us to analyze the impact of injected faults at the selected points of the FPGA in its run time operation. In its compact ver...

متن کامل

Towards a Systematic Design of Fault-Tolerant Asynchronous Circuits

Accommodating billions of transistors on a single die, VLSI technology has reached a scale where principal physical limitations have a strong impact on design principles. Among the particular challenges are maintaining the synchronous clock abstraction in settings where wiring delays dominate over switching delays, and coping with increasing transient failure rates. In an attempt to address som...

متن کامل

Fault tolerant system with imperfect coverage, reboot and server vacation

This study is concerned with the performance modeling of a fault tolerant system consisting of operating units supported by a combination of warm and cold spares. The on-line as well as warm standby units are subject to failures and are send for the repair to a repair facility having single repairman which is prone to failure. If the failed unit is not detected, the system enters into an unsafe...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Electrical and Computer Engineering

سال: 2021

ISSN: ['2088-8708']

DOI: https://doi.org/10.11591/ijece.v11i3.pp2704-2710